A novel transformerless boost inverter for standalone photovoltaic generation systems is proposed in this paper. The proposed inverter combines the boost converter with the traditional bridge inverter. The switch S 1 not only realizes the boost function but also participates in inverting process. The inverter has a higher voltage gain and good characteristics when the inductor L 1 is operated in discontinuous mode (DCM) and the nonpolarized capacitor can be chosen as bus capacitor, which makes the volume smaller and the service life of the inverter is increased. The inverter consists of five switches in which only two switches are operated at high frequency state and a monopole sinusoidal pulse width modulation (SPWM) strategy is used. Therefore, the modulation strategy of switches is very simple and the switching loss is reduced. The principle of inverter is described in detail and mathematical models are built by small-signal analysis. Finally, the correctness of the theoretical analysis is verified by simulation and experiment.
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I. IntroductIon
I N the last ten years, the photovoltaic (PV) power systems have become very popular among the renewable energy sources [1] - [28] . Normally, the inverter is the key interface between the solar cells and the AC load. However, the output voltage of the PV systems is generally low. Consequently, inverters need to have the ability to boost the output voltage of PV in order to maintain a stable AC voltage for the load [1] - [2] .
The traditional voltage source inverter is a step-down inverter. When the input voltage is low, the traditional voltage source inverter is usually added a DC-DC boost circuit at its front stage. So the step-up inverter can be realized by Manuscript cascading the DC-DC converter and the traditional full bridge inverter [3] . However, due to the large number of switching devices, complex control strategy and higher cost in this two stages inverter. The flyback micro-inverter can step up the input voltage, and isolate the output and the input. However, the volume and cost of the inverter are relatively high due to the existence of transformers. Some single stage boost inverters are studied in [1] - [20] , for example: Z source inverter [4] - [5] , double Boost inverter [8] - [9] , double Cuk integrated inverter [10] - [11] , Buck-Boost integrated inverter [12] - [13] and so on. The typical Z source inverter can achieve the function of the boost by using the controlled direct connection of the upper and lower bridge arm power switches. However, it has many disadvantages, such as complex topology, starting shock and oscillation, voltage gain restricted by duty cycle and modulation ratio. The inverter is a combination of two improved Cuk DC converters by input series and output parallel in [10] . By setting the appropriate regulator, the inverter can obtain good dynamic and static performance. However, the inverter requires two independent input power supplies and two independent boost inductors, which leads to low utilization rate of power source and the large volume of the circuit. Moreover, the voltage gain of the inverter circuit is low. The inverter proposed in [11] is composed of an inverting and a non inverting Cuk converter. Due to the inherent up-down voltage capacity of the Cuk converter, the output voltage can be higher or lower than the input voltage. But the inverter has six switches and four switches are operated at high frequency, so it is a challenge to improve the efficiency of the inverter.
A new boost transformerless photovoltaic inverter is proposed in this paper, which integrates boost converter with the traditional full bridge inverter. The inverter has characteristics of high gain, high integration, few power devices and easy to control. Moreover, the proposed inverter adopts monopole sinusoidal pulse width modulation (SPWM) strategy to realize the voltage pumping and the control of output voltage.
II. A novel trAnsformerless step-up Inverter

A. The Topology of Proposed Inverter
This paper presents a boost transformerless inverter topology, as shown in Fig. 1 . The topology consists of five power switches S 1~S5 , two energy storage components, inductance L 1 and capacitance C 1 , load resistor R O , filter inductance L 2 , filter capacitor C 2 , diode D 1 . The body diode of the power switches S 1~S5 is respectively called D S1~DS5 . It can be seen that the proposed inverter is integrated with boost converter and the traditional full bridge inverter by sharing the power device S 1 . The DC power source is supplied to the inductor L 1 through S 1 and the voltage ripple of capacitor C 1 is smaller in the steady state. The diode D 1 compel the energy to flow from the DC power source to the load. In order to simplify circuit analysis, the assumptions are as follows: ① The filter inductor L 2 is large enough and its current is essentially constant in one switching period. ② All power switches, diodes, inductors and capacitors are ideal components, that is, the effect of parasitic parameters is not considered. ③ The capacitors C 1 and C 2 are large enough to keep U C1 and U C2 constant during a switching period.
B. Analysis of Operational Principle
The power switches of the inverter are based on monopole SPWM and the modulation strategy is shown in Fig. 2 . The SPWM signal used by the switch S 1 is generated by the comparison of the absolute value of the sine wave as modulation wave with the triangle wave as the carrier wave. The control signal of the switch S 2 is the same as that of the S 1 when it works in the positive half cycle of sine wave. While it is turned off in the negative half cycle of the sine wave. The proposed inverter operates in discontinuous current mode of boost inductor. Table I shows the switching sequence of the proposed inverter in one switching cycle. There are six operating modes in one switching cycle. The six operating modes of the circuit are shown in Fig. 3 . The mode I, II and III operate in the positive half period of the output voltage. While the mode IV, V and VI operate in the negative half cycle. The respective analysis is as follows and the key waveforms of the proposed inverter in discontinuous mode (DCM) are shown in Fig. 4 .
The power switches S 1 and S 2 operate at high frequency in the positive half cycle. So they are in the alternating state of turn-on and turn-off. The power switches S 3 and S 5 are in turnoff state and the power switch S 4 is conducted. The circuit has six modes of operation.
Mode I [t 0~t1 ] The equivalent circuit is shown in Fig. 3 (a). At t = t 0 , the switches S 1 , S 2 , S 4 and diode D 1 are turned on. While switch S 3 and S 5 are turned off. At this moment, the input DC power U in charges the inductor L 1 through the diode D 1 and the power switch S 1 . The inductance current i L1 increases linearly. The capacitor C 1 charges the inductor L 2 and supplies power to the R O through switches S 2 and S 4 .
(1) Mode II [t 1~t2 ] The equivalent circuit is shown in Fig. 3 (b). At t = t 1 , the switch S 4 and diode D S3 are turned on. Switches S 1 , S 2 , S 3 and S 5 are turned off. At this moment, the U in and L 1 charge C 1 through the D 1 and D S4 . The i L2 can not change suddenly at the load terminal. So L 2 continues to charge R O through D S3 . At the moment of t 2 , i L1 is linearly reduced zero.
(2) Mode III [t 2~t3 ] The equivalent circuit is shown in Fig.3(c) . At t = t 2 , the switch S 4 is still turned on. Switches S 1 , S 2 , S 3 and S 5 are turned off. At this moment, there is no charging loop because the inductance current i L1 is zero. The inductor L 2 continues to charge the load R O through the body diode D S3 until t 3 and the mode III ends. 
UC1~Uin UC1 UC1 UC1 6 Positive half cycle Negative half cycle Current Voltage Mode IV [t 4~t5 ] The equivalent circuit is shown in Fig.  3(d) . At t = t 4 , switches S 1 , S 3 and S 5 are turned on. While S 2 and S 4 are turned off. At this moment, U in charges L 1 through the diode D 1 and the switch S 1 . The i L1 increases linearly. The capacitor C 1 charges the inductor L 2 and supplies power to the R O through switches S 1 , S 3 and S 5 . At t = t 5 , the mode IV ends.
Mode V [t 5~t6 ] The equivalent circuit is shown in Fig. 3(e) . At t = t 5 , switches S 3 and S 5 are turned on while switches S 1 , S 2 and S 4 are turned off. At this moment, the input power U in and L 1 charge C 1 through D 1 and D S4 . The i L2 can not change suddenly at the load terminal, so the inductance L 2 continues to charge R O through S 3 and D S4 . At the moment of t 6 , the i L1 is linearly reduced zero and the mode V ends.
Mode VI [t 6~t7 ] The equivalent circuit is shown in Fig. 3(f) . At t = t 6 , switches S 3 and S 5 are still turned on. Switches S 1 , S 2 and S 4 are turned off. At this moment, there is no charging loop because the inductance current i L1 is zero. L 2 continues to charge R O through S 3 and D S4 until t 7 and the mode VI ends. 
III. voltAge gAIn And pArAmeters of the proposed Inverter
A. Analysis of Voltage Gain
From the above analysis, one can see that the duty cycle d i of the signal S 1 in each carrier period varies. Assuming that the duty ratio of S 1 is d i in i carrier cycle. The m is the modulation ratio. According to the regular symmetry sampling rule in [21] , the duty cycle can be expressed as (7) . ω
Since the inductance L 1 of the inverter operates in DCM, the i L1 reaches the maximum value I L,P at the moment of t 1 and drops to zero when the time is t 2 . The current i L1 remains zero between the time of t 2 and t 3 . As you can see from Fig. 5 , the formula can be obtained as follows:
According to the voltage second balance of inductor L 1 , the following equation can be expressed as: (8) If the loss of all components in this circuit is neglected, the input power is equal to the output power and thus the formula can be obtained as: (9) where U om is amplitude of the output voltage of the inverter.
It can be expressed as: U om = mU C1 . Since the input average current is equal to the inductance average current, the following equations can be written as: (10) and the average value of i L1 can be obtained as: (11) According to (8)~(11), the equations of the input voltage and the DC bus voltage can be derived as: (12) The d i is taken as the valid value and the voltage gain can be expressed as: (13) Fig. 6 shows the three-dimensional relationships of voltage gain G versus inductance L 1 and modulation ratio m when f S = 20 kHz, R O = 100 Ω are given. As can be seen from Fig. 6 , the G increases when the m increases or the L 1 decreases.
B. Range of Modulation Ratio m
The range of modulation ratio m is discussed based on the open-loop condition. According to (8) , the d i ′ can be obtained as: (14) Because d i + d i ′<1, the duty cycle d i can be expressed as: According to (7) , sinωt i ∈ (0 1), the range of modulation ratio m can be derived as: (16) When the intermediate variable U C1 is represented by an independent variable m. According to (16) , the range of modulation ratio m can be derived as: (17) 
C. The Value of Boost Inductor
In order to ensure the inverter is operated in DCM, the critical inductance of the boost inverter is derived firstly.
When the boost inductor works in DCM, the inductance current is exactly zero at the start and at the end of each switching cycle. The average current of inductance is equal to half of the variation of inductance current. It is assumed that the threshold inductance is L C . According to (10) and (11), the following equation can be expressed as: (18) The formula between current and voltage is as follows: (19) According to (9) , (18) and (19) , the following equation can be derived as: (20) The critical inductance L C can be obtained as: (21) As we can see from (21) , L C is related to input voltage, load and modulation ratio. In order to ensure the inductor current is always discontinuous throughout the entire range of U in . The value of the inductor should be less than L C . The threedimensional image of the inductance L C is shown in Fig. 7 , in which d i = 0.7, f = 20 kHz, U om = 155 V.
D. Design of the Bus Capacitor
During the operation of the boost inverter, the design of the capacitor mainly considers the voltage stress and the maximum acceptable voltage ripple across it. The capacitor is charged and discharged continuously with the change of the power switch state. The relation between the charge quantity and the capacitance value is satisfied as follow:
In a switching cycle, ΔQ is the quantity of charge during charging or discharging process of capacitors. ΔU C1 is the value of the capacitor voltage ripple. I C is the average current of capacitor during charging or discharging process. ΔT is the charging time or discharging time. Therefore, the value of the capacitor can be selected according to (23) , in which P O represents the output power.
(23)
In order to ensure the performance of the inverter, the value of capacitor voltage ripple is limited to 1% of U C1 . Thus, the value of C 1 should be greater than 15 μF. The capacitor value of the inverter is selected for 47 μF.
E. Design of Filter Inductor and Capacitor
The design method of filter inductance and capacitor is K low-pass filter in proposed inverter refer to the design in reference [22] . This design method can be expressed as:
The cut-off frequency f C is increased by 10 times, which is the carrier frequency f S . And then:
It is calculated that the value of L 2 is 3.7 mH and the value of C 2 is 1.3 μF. Therefore, the value of filter inductance and filter capacitor is respectively 3 mH and 10 μF in proposed inverter.
Iv. Inverter modelIng And controller desIgn
A. Inverter Modeling
This paper builds a state space averaged model to obtain a linearized model of the proposed inverter. In addition, designing a suitable controller to achieve good steady-state performance and dynamic characteristics by small-signal analysis. To simplify the analysis, following assumptions are made. Components including capacitors and inductors are ideal devices, regardless of the effects of parasitic parameters and the initial conditions of elements are zero. Inductor currents (i L1 , i L2 ) and capacitor voltages (U C1 , U C2 ) are considered as state variables x.
The input voltage (U in ) is selected as the input variable u, and the output voltage (U O ) is the output variable y, and the state space equation can be written: (27) The expressions for the state variables during three operating modes are given in Table II .
For easier analysis, the duty ratio weighting factor of the converter mode I is D 1 (D 1 = d i ), the duty ratio weighting factor of the mode II is D 2 (D 2 = d i ′), and the duty ratio weighting factor of the mode III is D 3 (D 3 = 1 -d i -d i ′). By using the average state space method, the coefficient matrixes A, B and C can be calculated by the following formulas: 
Substituting (31), (32) into (27) and writing 2 in terms of 1 and neglecting higher order terms, small-signal AC model represented in matrix form is obtained as:
where the coefficient matrixes A, B, E and C can be calculated by the following formulas:
Based on the small signal model given by (33) and the control (d) to output voltage (U O ) transfer function G p (s) is obtained as follow:
Using the parameters given in Table III , the transfer function G p (s) can be obtained as (39).
(39)
B. Controller Design
In addition, it is necessary to design a suitable controller to achieve a good steady-state performance and dynamic characteristics. PR controller is advantageous in tracking sinusoidal signals as it provides a high gain at grid frequency, thereby eliminating the steady state error [23] . Fig. 8 shows the block diagram representation of the voltage control loop including the PR controller G c (s). As shown in Fig. 8 , these delays are added and incorporated into the control loop as e -sT d , where T d = 0.75 T s . To minimize the steady state error at grid frequency, PR controller is tuned to grid frequency of 50 Hz. This ensures high loop gain at the grid frequency. The transfer function is as follow:
where ω is the required frequency, ζ z and ζ p are the damping coefficients [24] . The controller gain depends on the ratio of the damping coefficients. For a steady state error of 0.1%, values of ζ z and ζ p are obtained as 1 and 0.5 respectively.
The Bode plot of G p (s) and the open loop gain G(s) = G c (s) × e -sT d × G p (s) are shown in Fig. 9 . It can be seen that the gain is high at resonant frequency, which is the grid frequency and hence, the steady state error is negligible at grid frequency.
v. sImulAtIon And experImentAl verIfIcAtIons
In order to verify the correctness of the feasibility and theoretical analysis of the proposed boost inverter in this paper, the simulation is carried out firstly. Then, an experimental prototype taking DSP320F2812 as core controller is built to verify the performance of inverter. The specific parameters are shown in Table III . Fig. 10 shows the external view of the prototype. The modulation ratio m is 0.7 and the input voltage U in is 45 V. The waveforms of the inverter are shown in Fig. 11. Fig. 11(a) shows the driving signals of all switches. Fig. 11(b) shows the output voltage of inverter and the current of input inductor L 1 . Fig. 11(c) shows the DC bus voltage u C1 and the output voltage across the load. The current through the filter L 2 and output current are shown in Fig. 11(d) . Fig. 12 is experimental waveform of the voltage stress for power devices. The measured efficiency under different input voltage are shown in Fig. 13 . The performance comparison with the single stage topologies in [25] - [26] is presented in Table IV .
vI. conclusIons
A transformerless boost inverter topology for stand-alone photovoltaic generation systems is proposed in this paper, which can work in a wide input voltage range. The integrated boost inverter can be derived from a boost converter and a full bridge inverter by multiplexing the switch of basic boost converter. In the proposed inverter, only one power device is operated at high frequency in a line frequency cycle, the other one is operated at high frequency in half cycle, and the rest switches are all operated in low frequency of 50 Hz. In addition, values of the boost inductor L 1 and the bus capacitor C 1 can be designed to be very small so that the volume and the cost of the circuit are significantly reduced. The operating principle and steady-state characteristics of the inverter are analyzed in detail when the input inductor current is designed in DCM. The correction of the theoretical analysis is proved by 
